



48V-to-PoL Isolated DC-DC Converters

The MAIN and SATELLITE Power Stamp are isolated DC-DC converters that converts a 48 V or 54 V bus voltage into a low voltage suitable for typical server's motherboard subsystems.



# **Key Features and Benefits**

- Over 93% peak efficiency at 1.8 Vout
- Over 91% peak efficiency at 1.0 Vout
- Up to 140 W continuous output power / 200 W peak
- Up to 70 A continuous output current / 100 A peak
- Wide 40 V to 60 V input voltage range
- Power density exceeding 300 W/in<sup>3</sup>

Parallelable with automatic phase shedding



- Source and sink mode for fast transient response
- Isolated power train
- Secondary side fully digital control
- Power Management Bus with configurable AVSBus® or Intel® SVID interface
- Industry standard SMT package
- · Reference designs for selected applications



## **Applications**

- Direct conversion from 48 V or 54 V bus
- High performance computing
- Servers, storage and data processing equipment
- Communication systems
- Intel® VR13.HC CPUs
- DDR4 memory
- IBM® POWER9™ CPUs
- Low voltage, high current ASICs and FPGAs





## 1. MODEL SELECTION

PART NUMBER	INPUT VOLTAGE [V]	OUTPUT VOLTAGE* [V]	OUTPUT CURRENT [A]	OUTPUT CURRENT [A peak]	EFFICIENCY (Typical)
MAIN Power Stamps					- Aller - Alle
ST4-1V8M07xx	40 – 60	1.6 - 2.0	70	100	93%
ST4-1V2M07xx	40 – 60	1.16 – 1.26	70	100	92%
ST4-1V0M07xx	40 – 60	0.5 – 1.1	70	100	91%
SATELLITE Power Stamps					
ST4-1V8S07xx	40 – 60	1.6 – 2.0	70	100	93%
ST4-1V2S07xx	40 – 60	1.16 – 1.26	70	100	92%
ST4-1V0S07xx	40 – 60	0.5 – 1.1	70	100	91%
Controller IC					
STPSA60	-	-	-	-/-	-

<sup>\*</sup> NOTE: Output voltage range of typical applications - Contact factory for NVM configuration files for different output voltage settings.

## 2. ORDER INFORMATION

PRODUCT FAMILY ST	INPUT VOLTAGE	-	OUTPUT VOLTAGE 1V8	MODULE STYLE	OUTPUT CURRENT	OPTIONS
Power Stamp form factor	4 = 40 - 60 V	-	1V8 = 1.8 V 1V2 = 1.2 V 1V0 = 1.0 V	M = MAIN S = SATELLITE	07 = 70 A	mn = custom (m = letter, n = digit) G = Tray pkg. Ex = Eval. Bd. (x = Eval. Bd. model number)

<sup>\*</sup> NOTE: Preferred parts

## 3. EVALUATION BOARDS

ARCHITECTURE	FAMILY	RELEASE DATE	TDP	SOCKET	MODULE TYPE (number of modules)	PART NUMBER
Skylake	Xeon®	Q3/2017	140 – 205 W	Socket P	SATELLITE (3) + STPSA60	ST4-1V8S07E1
Cascade Lake	Xeon®	2018	165 – 205 W	Socket P	SATELLITE (3) + STPSA60	ST4-1V8S07E1
Ice Lake	Xeon®	2018 / 2019	Up to 230 W	Socket P+	MAIN / STPSA60 + SATELLITE (3)	ST4-1V8M07E2
ASICs	-	H1/2019	Up to 600W	Mini Slammer / Load Slammer	MAIN + SATELLITE (5)	ST4-1VxM07E3*
LaGrange	POWER9™	H2/2019	-	FC-PLGA	-	ST4-1V0M07E4

<sup>\*</sup> **NOTE:** x = Output voltage of installed Power Stamp module.



## 4. TYPICAL SERVER MOTHERBOARD APPLICATION




Figure 1. Typical server motherboard application



## 5. ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which damage to the device may occur. These are stress ratings only and functional operation of the device at these conditions is not implied. Operating outside maximum recommended conditions for extended periods may affect product reliability and result in device failures.

SYMBOL	PARAMETER		MIN	MAX	UNITS
+IN to -IN	Non-operating continuous input voltag	e	-0.3	76	V
Vout to GND	Continuous output voltage		-0.3	TBC	V
VDD	Primary auxiliary bias voltage		-0.3	14	V
VCC	Secondary auxiliary bias voltage		-0.3	7	V
PWM_X, PWM_Y	(2)		-0.3	6.65	V
PWM_S, START	(3)		-0.3	7	V
START	(3)		-0.3	7	V
TMN, TMP	(3)		-0.3	7	V
CSP, CSN	(3) (4)		-0.3	2.5	V
CSP, CSN	(3) (4)		-0.3	2.5	V
All other pins	(3)		-0.3	7	V
Tmax	Ambient temperature		-40	+85	°C
Tstg	Storage temperature		-40	+100	°C
Wind	(5)		200	-	LFM

Notes:

- 1) All voltages referenced to GND unless otherwise specified
- 2) Need to be lower than VDD under any condition
- 3) Need to be lower than VCC under any condition
- 4) Max differential voltage to be limited within 100mV
- 5) Fans must be used for cooling when working

## 6. SPECIFICATIONS

Specifications are typical and apply for the conditions: VDD = 5 V, VCC = 5 V, Tamb = 25°C unless otherwise noted.

# 7. INPUT SPECIFICATIONS - ALL MODELS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input voltage Continuous; VDD, VCC applied	V <sub>IN</sub>	40	48	60	V
Maximum input current $V_{IN} = 40 \text{ V} - 60 \text{ V}, \text{ I}_{O} = \text{I}_{O\_max}$	I <sub>IN_max</sub>	-	-	4	Α
Input quiescent current $V_{IN} = 48 \text{ V}, I_O = 0 \text{ A}, \text{ enabled}$	I <sub>IN_NL</sub>		TBC		mA
Input stand by current $V_{IN} = 48 \text{ V}$ , disabled	I <sub>IN_stdby</sub>		TBC		mA
Inrush transient	I <sup>2</sup> t				$A^2s$
Input reflected ripple current 5 Hz to 20 MHz, $1\mu$ H source impedance; $V_{IN} = 40 \text{ V}$ to $60 \text{ V}$ , $I_0 = I_{0\_max}$	l <sub>IN_rr</sub>		TBC		mA <sub>p-p</sub>
Input ripple rejection	PSRR		TBC		dB
Internal input capacitance	$C_{IN}$		TBC		μF



## 8. OUTPUT SPECIFICATIONS\* - 1.8 V

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Output voltage setpoint	V <sub>OUT</sub>	1.820	1.83	1.839	V
Output voltage trim range	$V_{\text{OUT\_adj}}$	1.6		2.0	V
Trim VID resolution			10		mV
Output Regulation  Line (V <sub>IN</sub> = V <sub>IN_min</sub> to V <sub>IN_max</sub> )  Load (lout = loutmin to loutmax)  Temperature (T <sub>ref</sub> = T <sub>amb_min</sub> to T <sub>amb_max</sub> )			- - -	8 10 TBC	mV mV %Vout_nom
Total regulation band AC, lout = lout_min to lout_max			-	44	$mV_{p-p}$
Output voltage ripple and noise  V <sub>IN</sub> = 48 V and I <sub>OUT</sub> = I <sub>OUT_min</sub> to I <sub>OUT_max</sub> 5 Hz to 20 MHz bandwidth, nominal output capacitance	$V_{r}$		-	20	$mV_{p-p}$
Output capacitance ESR > 0.15 m $\Omega$ ESR > 10 m $\Omega$	C <sub>OUT</sub>		<del>-</del> ,	TBC TBC	μF
Continuous output current in either source or sink mode	Іоит	0		70	А
Peak output current TBC, in either source or sink mode	I <sub>OUT_peak</sub>		-	100	A <sub>peak</sub>
Output current limit TBC	lout_cl		150	180	% I <sub>OUT_max</sub>
Output short circuit current TBC	lout_sc			TBC	ARMS
Efficiency $V_{IN} = 48 \text{ V}, T_{amb} = 25^{\circ}\text{C}$ $I_{OUT} = 50\% \text{ of } I_{OUT\_max}, V_{OUT} = V_{OUT\_nom}$	η	92	93		%
Switching frequency	f <sub>sw</sub>	200	450	600	kHz

<sup>\*</sup> NOTE: Contact factory for NVM configuration files for different output voltage settings



# 9. OUTPUT SPECIFICATIONS\* - 1.2 V

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Output voltage setpoint	$V_{OUT}$	1.194	1.2	1.206	V
Output voltage trim range	$V_{OUT\_adj}$	1.16		1.26	V
Trim VID resolution			5		mV
Output Regulation  Line $(V_{IN} = V_{IN\_min} \text{ to } V_{IN\_max})$ Load $(I_{OUT} = I_{OUTmin} \text{ to } I_{OUTmax})$ Temperature $(T_{ref} = T_{amb\_min} \text{ to } T_{amb\_max})$			- - -	2 8 TBC	mV mV %VouT_nom
Total regulation band AC, Ιουτ = Ιουτ_min to Ιουτ_max			-	-	$mV_{p-p}$
Output voltage ripple and noise  V <sub>IN</sub> = 48 V and lour = lour_min to lour_max  5 Hz to 20 MHz bandwidth, nominal output capacitance	$V_{r}$		- (	12	$mV_{p-p}$
Output capacitance ESR > 0.15 m $\Omega$ ESR > 10 m $\Omega$	$C_OUT$		<u>/-</u> ,	TBC TBC	μF
Continuous output current in either source or sink mode	louт	0		70	А
Peak output current TBC, in either source or sink mode	I <sub>OUT_peak</sub>			100	A <sub>peak</sub>
Output current limit TBC	lout_cl		150	180	% I <sub>OUT_max</sub>
Output short circuit current TBC	lout_sc			TBC	ARMS
Efficiency $V_{IN} = 48 \text{ V}, T_{amb} = 25 ^{\circ}\text{C}$ $I_{OUT} = 50\% \text{ of } I_{OUT\_max}, V_{OUT} = V_{OUT\_nom}$	η	91	92		%
Switching frequency	f <sub>SW</sub>	200	450	600	kHz

<sup>\*</sup> NOTE: Contact factory for NVM configuration files for different output voltage settings



## 10. OUTPUT SPECIFICATIONS\* - 1.0 V

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Output voltage setpoint	$V_{OUT}$	0.995	1.0	1.005	V
Output voltage trim range	$V_{OUT\_adj}$	0.8		1.1	V
Trim VID resolution			5		mV
Output Regulation Line ( $V_{IN} = V_{IN\_min}$ to $V_{IN\_max}$ ) Load ( $I_{OUT} = I_{OUTmin}$ to $I_{OUTmax}$ ) Temperature ( $T_{ref} = T_{amb\_min}$ to $T_{amb\_max}$ )			- - -	TBC TBC TBC	mV mV %V <sub>OUT_nom</sub>
Total regulation band AC, louт= lout_min to lout_max			180		$mV_{p-p}$
Output voltage ripple and noise  V <sub>IN</sub> = 48 V and I <sub>OUT</sub> = I <sub>OUT_min</sub> to I <sub>OUT_max</sub> 5 Hz to 20 MHz bandwidth, nominal output capacitance	$V_{r}$		<u>.</u>	TBC	$mV_{p-p}$
Output capacitance ESR > 0.15 m $\Omega$ ESR > 10 m $\Omega$	Соит		<b>\.</b> /	TBC TBC	μF
Continuous output current in either source or sink mode	Іоит	0		70	Α
Peak output current TBC, in either source or sink mode	I <sub>OUT_peak</sub>		-	100	A <sub>peak</sub>
Output current limit TBC	lout_ct		150	180	% I <sub>OUT_max</sub>
Output short circuit current TBC	lout_sc			TBC	A <sub>RMS</sub>
Efficiency $V_{IN} = 48 \text{ V}, T_{amb} = 25^{\circ}\text{C}$ $I_{OUT} = 50\% \text{ of } I_{OUT\_max}, V_{OUT} = V_{OUT\_nom}$	η	90	91		%
Switching frequency	f <sub>sw</sub>	200	450	600	kHz

<sup>\*</sup> NOTE: Contact factory for NVM configuration files for different output voltage settings



# 11. FEATURE SPECIFICATIONS

PIN OR PAD	PARAMETER	MIN	TYP	MAX	UNITS
Supply Pins			_		
VDD	VDD supply voltage	4.5	5	5.5	V
	VDD supply current	4.5	25	50	mA <sub>PEAK</sub>
VCC	VCC supply voltage	4.5	5	5.5	V
VDEO	VCC supply current		50	100	mA <sub>PEAK</sub>
VREG	Not used		-		
VCTRL	Not used	_	-		
Under Voltage Lock Out			4.0	10	2/
VDD	VDD rising threshold		4.2	4.3	V
0 1 15 11	Hysteresis	_		500	mV
Output Enable	Innut HCH violen			0.7	ma\/
	Input HIGH, rising	0.4		0.7	mV
	Input LOW, falling	0.4			mV
0 1 1	Leakage, V <sub>EN</sub> = 1.1V			1	μΑ
Protections			700		
+S	Feedback disconnection		700		mV
-S	Feedback disconnection		500		mV
VSRMON	Peak protection		3.045		V
Power Management Bus					
SDA	Input HIGH, rising	1.8			V
SCL	Input LOW, falling			1.4	V
SDA SALERT	Output pull down, I <sub>SINK</sub> = 5 mA			13	Ω
SADDR	R <sub>DOWN</sub> resistor (see Power Management Bus Address section)		10		kΩ
SVID / AVS Interface					
SVDAT / AVSMDAT	Input HIGH, rising	0.65			V
SVCLK / AVSCLK	Input LOW, falling			0.45	V
SVDAT / AVSMDAT SV_ALRT / AVSSDAT	Output pull down, Isink = 5 mA			13	Ω
CPU Link Interface					
VR_HOT#				13	Ω
VR_RDY	Output pull down, Isink = 5 mA			13	Ω
FAULT#				45	Ω
VCCIO_OK	Input HIGH, ri <mark>si</mark> ng	1.7			V
10010_010	Input LOW, falling			1.5	V
PFAULT_IN#	Pull up current		10		μA
PIN_ALERT#	Output pull down, I <sub>SINK</sub> = 5 mA			13	Ω
Primary uController Inte	rface				
PUCCS, PUCCK	Input HIGH, rising	1.7			V
PUCDTI	Input LOW, falling			1.5	V
PUCDTO	Output HIGH voltage, Isource = 1 mA	4.5V			
ТООБТО	Output LOW voltage, Isink = 5 mA		125	250	mV
Output P <mark>i</mark> ns					
PWMx	Output HIGH voltage, Isource = 1 mA	4.90	4.95		V
STARTx	Output LOW voltage, Isink = 1 mA		25	50	mV
STARTx	Active high impedance (HiZ)	1.55.	1.60	1.65	V



## 12. GENERAL SPECIFICATIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Relative humidity Operating, non-condensing	RH	10		90	%
Altitude		-500		4000	ft.
Calculated MTBF Calculated Per Telcordia SR-332, Issue2, Method 1, Case 3 V <sub>IN</sub> = 48 V, V <sub>OUT</sub> = 1.83 V, I <sub>OUT</sub> = 70 A, T <sub>amb</sub> = 40°C, FIT = 10 <sup>9</sup> /MTBF	MTBF		TBC		Hours
Weight			12		g
Dimensions (L x W x H)		30	12.7	18	mm



## 13. PERFORMANCE CHARACTERISTICS - 1.8 V




Figure 2. Efficiency and Power Dissipation

Figure 3. Thermal Derating Curves, Vin=48V




Figure 4. Ripple and Noise

Figure 5. Switching Frequency vs. Output Current




Figure 6. Transient Response – 10% Iout to 100% Iout, VIN = 48 V

Figure 7. Transient Response – 100%  $I_{OUT}$  to 10%  $I_{OUT}$ ,  $V_{IN}$  = 48 V



## 14. PERFORMANCE CHARACTERISTICS - 1.2 V






Figure 8. Efficiency and Power Dissipation

Figure 9. Thermal Derating Curves






Figure 10. Ripple and Noise

Figure 11. Switching Frequency vs. Output Current






Figure 12. Transient Response – 10% Iout to 100% Iout, VIN = 48 V

Figure 13. Transient Response – 100%  $I_{OUT}$  to 10%  $I_{OUT}$ ,  $V_{IN}$  = 48 V



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

## 15. PERFORMANCE CHARACTERISTICS - 1.0 V






Figure 14. Efficiency and Power Dissipation

Figure 15. Thermal Derating Curves



Figure 16. Ripple and Noise

Figure 17. Switching Frequency vs. Output Current



Figure 18. Transient Response – 10% Iout to 100% Iout, VIN = 48 V

Figure 19. Transient Response – 100% Iout to 10% Iout, VIN = 48 V



www.powerstamp.org

## 16. BLOCK DIAGRAM - MAIN





Figure 20.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941

## 17. PACKAGE PINOUT - MAIN



INPUT				
PAD #	FUNCTION			
1A1	+IN			
1A2	PWM_Y			
1A3	VDD			
1A4	PWM_X			
1A5	+IN			
1B1	-IN			
1B5	-IN			

OUTPUT				
PAD #	FUNCTION			
2A1	START			
2A5	PWM_S			
2B1	TMN			
2B5	VCC			
201	TMP			
205	ESP /			
201	GND			
202	VOUT			
203	ESN			
204	VOUT			
205	GND			

### TOP VIEW THROUGH THE PRODUCT

	LAND GRID ARRAY PAD DESIGNATION														
	A	В	С	D	E	F	G	Н	J	K	L	М	N	Р	R
1	N/A	N/A	N/A	PFAULT_IN#	PUEDTO	PUCOTI	PWM1Y	PWM2Y	PWM3Y	PWM4Y	PWM5Y	N/A	N/A	N/A	N/A
2	N/A	N/A	N/A	VSRMON	PUCCS	PUCCK	PWM1X	PWM2X	PWM3X	PWM4X	PWM5X	N/A	N/A	N/A	N/A
3	-IN	-IN	N/A	TMP5	CSP5	ESN5	GND	GND	GND	GND	PWM6X	PWM6Y	START5	GND	GND
4	-IN	-IN	N/A	TMP3	ESP3	ESN3	GND	GND	GND	GND	FAULT#	START6	START3	GND	GND
5	-IN	-IN	N/A	TMP2	CSP2	CSN2	GND	GND	GND	GND	VR_RDY	VREG	START2	GND	GND
6	-IN	-IN	N/A	TMP4	ESP4	ESN4	GND	GND	GND	GND	EN	VETRL	START4	GND	GND
7	N/A	N/A	N/A	TMP6	ESP6	ESN6	SALERT	SDA	SVDAT / AVSMDAT	VR_HOT#	VCCIO_OK	N/A	N/A	N/A	N/A
8	N/A	N/A	N/A	TMN	+\$	-S	SADDR	SCL	SVELK / AVSELK	SV_ALRT / AVSSDAT	PAD_ALERT#	N/A	N/A	N/A	N/A

Land designator per JEP95, SEC. 3, SPP-010 AND SPP-020, Zero orientation with pin 1 in lower left corner

## 18. PIN DESCRIPTION - MAIN

PAD#	PAD NAME	PAD FUNCTION NOTE
A1	N/A	No Pad present
B1	N/A	No Pad present
C1	N/A	No Pad present
D1	PFAULT_IN#	Primary side fault indicator
E1	PUCDTO	Primary side uC data output
F1	PUCDTI	Primary side uC data input
G1	PWM1Y	PWM signal for Satellite 1
H1	PWM2Y	PWM signal for Satellite 2
J1	PWM3Y	PWM signal for Satellite 3
K1	PWM4Y	PWM signal for Satellite 4
L1	PWM5Y	PWM signal for Satellite 5
M1	N/A	No Pad present
N1	N/A	No Pad present
P1	N/A	No Pad present
R1	N/A	No Pad present
A2	N/A	No Pad present
B2	N/A	No Pad present
C2	N/A	No Pad present
D2	VSRMON	Feed-forward sensor input Internal 10k pull-down to GND
E2	PUCCS	Primary side uC chip select
F2	PUCCK	Primary side u-controller clock



PAD #	PAD NAME	PAD FUNCTION	NOTE
G2	PWM1X	PWM signal for Satellite 1	1012
H2	PWM2X	PWM signal for Satellite 2	
J2	PWM3X	PWM signal for Satellite 3	
K2	PWM4X	PWM signal for Satellite 4	
L2	PWM5X	PWM signal for Satellite 5	
M2	N/A	No Pad present	
N2	N/A	No Pad present	
P2	N/A	No Pad present	
R2	N/A	No Pad present	
A3	N/C (-In)	Pad present, N/C, Thermal via	
В3	N/C (-In)	Pad present, N/C, Thermal via	
C3	N/A	No Pad present	
D3	TMP5	Temperature sense Satellite 5	
E3	CSP5	Current sense +v Satellite 5	Internal 1nF cap between CSP5 and CSN5
F3	CSN5	Current sense -v Satellite 5	Internal 1nF cap between CSP5 and CSN5
G3	GND	Secondary side ground	
Н3	GND	Secondary side ground	
J3	GND	Secondary side ground	
К3	GND	Secondary side ground	
L3	PWM6X	PWM signal for Satellite 6	
М3	PWM6Y	PWM signal for Satellite 6	
N3	START5	Start for Satellite 5	
P3	GND	Secondary side ground	
R3	GND	Secondary side ground	
A4	N/C (-In)	Pad present, N/C, Thermal via	
B4	N/C (-In)	Pad present, N/C, Thermal via	
C4	N/A	No Pad present	
D4	TMP3	Temperature sense Satellite 3	have all 16 F and hat was a CODO and CONO
E4	CSP3 CSN3	Current sense +v Satellite 3	Internal InF cap between CSP3 and CSN3
F4 G4	GND	Current sense -v Satellite 3	Internal 1nF cap between CSP3 and CSN3
H4	GND	Secondary side ground Secondary side ground	
J4	GND	Secondary side ground	
K4	GND	Secondary side ground	
L4	FAULT#	Programmable fault indicator	
M4	START6	Start for Satellite 6	
N4	START3	Start for Satellite 3	
P4	GND	Secondary side ground	
R4	GND	Secondary side ground	
<b>A</b> 5	N/C (-In)	Pad present, N/C, Thermal via	
B5	N/C (-In)	Pad present, N/C, Thermal via	
<b>C</b> 5	N/A	No Pad present	
<b>D</b> 5	TMP2	Temperature sense Satellite 2	
<b>E</b> 5	CSP2	Current sense +v Satellite 2	Internal 1nF cap between CSP2 and CSN2
F5	CSN2	Current sense -v Satellite 2	Internal 1nF cap between CSP2 and CSN2
<b>G5</b>	GND	Secondary side ground	
H5	GND	Secondary side ground	
J5	GND	Secondary side ground	
K5	GND	Secondary side ground	
L5	VR_RDY	Voltage regulator ready signal	TBC
M5	VREG	Optional regulator input	
N5	START2	Start for Satellite 3	




**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

PAD #	PAD NAME	PAD FUNCTION	NOTE
P5	GND	Secondary side ground	1012
R5	GND	Secondary side ground	
A6	N/C (-Vin)	Pad present, N/C, Thermal via	
В6	N/C (-Vin)	Pad present, N/C, Thermal via	
C6	N/A	No Pad present	
D6	TMP4	Temperature sense Satellite 4	
<b>E</b> 6	CSP4	Current sense +v Satellite 4	Internal 1nF cap between CSP4 and CSN4
F6	CSN4	Current sense -v Satellite 4	Internal 1nF cap between CSP4 and CSN4
G6	GND	Secondary side ground	
Н6	GND	Secondary side ground	
J6	GND	Secondary side ground	
<b>K</b> 6	GND	Secondary side ground	
L6	EN	Enable signal	TBC
М6	VCTRL	Controller supply voltage	Internal 10hm resistor between VCTRL pad and power supply of STPSA60 controller
N6	START4	Start for Satellite 4	
P6	GND	Secondary side ground	
R6	GND	Secondary side ground	
<b>A</b> 7	N/A	No Pad present	
B7	N/A	No Pad present	
<b>C</b> 7	N/A	No Pad present	
D7	TMP6	Temperature sense Satellite 6	
E7	CSP6	Current sense +v Satellite 6	Internal 1nF cap between CSP6 and CSN6
F7	CSN6	Current sense -v Satellite 6	Internal 1nF cap between CSP6 and CSN6
G7	SALERT	Power Management Bus Alert	TBC
H7	SDA	Power Management Bus data	TBC
J7	SVDAT / AVSMDAT	SVID data_/ AVS MData	TBC
<b>K</b> 7	VR_HOT#	SVI VR hot	
L7	VCCIO_OK	VCC fault shutdown – immediate unit shutdown	TBC
M7	N/A	No Pad present	
N7	N/A	No Pad present	
P7	N/A	No Pad present	
R7	N/A	No Pad present	
<b>A8</b>	N/A	No Pad present	
B8	N/A	No Pad present	
C8	N/A	No Pad present	
D8	TMN	Temperature sense -v common for TMN of all Satellites.	
E8	+S	Remote sense +v	
F8	-S	Remote sense -v	
G8	SADDR	Power Management Bus address setting	No internal pull-up/pull-down, need outside Resistor. Address setting please Refer to http://www.powerstamp.org/
Н8	SCL	Power Management Bus clock	TBC
J8	SVCLK / AVSCLK	SVID clock / AVS clock	TBC
К8	SVALRT / AVSSDAT	SVID alert / AVS SData	TBC
L8	PAD_ALERT#	SVI Pad Alert #	
M8	N/A	No Pad present	
N8	N/A	No Pad present	
P8	N/A	No Pad present	
R8	N/A	No Pad present	

For the description of large pads numbered from 1A1 to 2D5, please refer to the table in: Pin Description – SATELLIT



# 19. BLOCK DIAGRAM - SATELLITE (WITH EXTERNAL STPSA60 CONTROLLER)






## 20. PACKAGE PINOUT - SATELLITE



TOP VIEW THROUGH THE PRODUCT



OUTPUT				
PIN #	FUNCTION			
2A1	START			
2A5	PWM_S			
2B1	TMN			
2B5	VCC			
201	TMP			
205	CSP			
201	GND			
202	VOUT			
203	ESN			
204	VOUT			
205	GND			

Land designator per JEP95, SEC. 3, SPP-010 AND SPP-020, Zero orientation with pin 1 in lower left corner

## 21. PIN DESCRIPTION - SATELLITE

PIN #	PIN NAME	PIN FUNCTION
1A1	+IN	Positive input voltage supply
1A2	PWM_Y	PWM input Y
1A3	VDD	Primary side auxiliary voltage supply
1A4	PWM_X	PWM input X
1A5	+IN	Positive input voltage supply
1B1	-IN	Primary side ground
1B5	-IN	Primary side ground
2A1	START	Synchronous rectifier START signal
2A5	PWM_S	Synchronous rectifier PWM signal
2B1	TMN	Temperature monitor negative output
2B5	VCC	Secondary side auxiliary voltage supply
2C1	TMP	Temperature monitor positive output
2C5	CSP	Current monitor positive output
2D1	GND	Secondary side ground
2D2	VOUT	Positive output voltage
2D3	CSN	Current monitor negative output
2D4	VOUT	Positive output voltage
2D5	GND	Secondary side ground




### 22. FEATURE DESCRIPTION - MAIN

The MAIN Power Stamp is a standalone DC-DC PoL converter designed to control multi-phase, interleaved arrays of SATELLITE Power Stamps. It includes an on-board SATELLITE and an STPSA60 Digital Multi-cell Controller in a single package. MAIN and SATELLITE are using the same pinout for signals available in both modules. The MAIN module additionally includes an LGA connector for control signals not present on SATELLITE. A single MAIN can control up to five SATELLITE for an array of six phases, maximum. Several digital interfaces are included for ease of integration into complex microprocessor applications.

#### PRIMARY MICROCONTROLLER INTERFACE

The digital multi-cell controller embedded in the MAIN Power Stamp monitors input/output voltage, power and current in order to manage OV, UV and OC events and to provide telemetry data to the CPU and Power Management Bus interfaces. The Primary Microcontroller Interface (PuC I/F) transmits information about the telemetry from the primary side. Either digital or analog transmission methods are available. A serial interface is conveniently used in isolated configurations (PUCDTO, PUCDTI, PUCCK and PUCCS pins) with external digital isolators. Non-isolated configurations can take advantage of the analog VSRMON signal. User can program how and when to use such configurations and telemetry data information. Following standard Power Management Bus implementation, each protection features a programmable warning and fault limits and actions. Protections are configurable and used to trigger special outputs of the CPU interface. Please refer to the STPSA60 Data Sheet and GUI User Manual for a list of the specific commands supported.



## CPU INTERFACE


The EN pin is an active-high signal that enables the converter when pulled up to VCC, connect to GND to disable. Please contact Intel® for detailed information regarding the CPU interface and a list of the specific signals supported.

## POWER MANAGEMENT BUS INTERFACE

The MAIN Power Stamp has a Power Management Bus interface that supports both communication and control. The Power Management Bus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.2 of the standard and is fully compatible with the Power Management Bus specification for read/write access in the byte, word, block mode. More than 110 commands are implemented, covering all the basic and advanced functions of the device. Parameters are programmed using Power Management Bus and stored in the embedded Non-Volatile Memory as defaults for later use. Only those specifically identified as capable of being stored are saved. The write protection capability of the device prevents any unintended writing.



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941



The device also supports the SALERT response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification. Please refer to the STPSA60 Data Sheet and GUI User Manual for a list of the specific commands supported.

#### POWER MANAGEMENT BUS ADDRESS

The Power Management Bus slave address is configured at the startup of the device by reading the voltage on the ADDR pin. The proper resistor divider must be connected from the ADDR pin to the GND and VCC pins. Additional configurations are stored into the NVM and corresponding System Registers. For a list of MAIN unit System Registers please see the STPSA60 data sheet.

POWER	R <sub>UP</sub> (ON THE H	OST BOARD)	R <sub>DOWN</sub> (INSIDE THE MAIN UNIT)		
MANAGEMENT BUS ADDRESS	RESISTOR SERIES	RESISTOR VALUE $\Omega$	RESISTOR SERIES	RESISTOR VALUE $\Omega$	
B8	E12	OPEN	E12	10,000	
B4	E12	220,000	E12	10,000	
B2	E12	120,000	E12	10,000	
В0	E12	82,000	E12	10,000	
E8	E24	62,000	E12	10,000	
E4	E96	48,700	E12	10,000	
E2	E12	39,000	E12	10,000	
E0	E12	33,000	E12	10,000	
D8	E48	27,400	E12	10,000	
D4	E48	23,700	E12	10,000	
D2	E96	20,500	E12	10,000	
D0	E48	17,800	E12	10,000	
C8	E96	15,800	E12	10,000	
C4	E96	13,700	E12	10,000	
C2	E48	12,100	E12	10,000	
C0	E96	10,700	E12	10,000	

#### SVID / AVS Interface


The MAIN Power Stamp supports alternatively Intel® Serial VID interface (SVID) or Power Management Bus Adaptive Voltage Scaling interface (AVSBus®) for output voltage positioning. The SVID interface communicates with Intel® microprocessor through three wires, SVCLK, SVDAT, and SV\_ALRT, and controls the VID code change rate. It is fully compliant with Intel® VR13 PWM rev 1.1, document # 544905 and Intel® SVID protocol Rev1.7, document # 456098. To guarantee proper device and CPU operations, refer to these documents for bus design and layout guidelines. Different platforms may require different pull-up impedance on the bus. Please contact Intel® for detailed information regarding the



SVID interface. FPGAs, ASICs, SoCs and non-Intel® processors can adaptively change their supply voltages using AVS. The SVID and AVS interfaces share the same hardware and switching between the two can happen at run time. The corresponding AVS pin names are AVSCLK, AVSMDAT and AVSSDAT.

### 23. PARALLELING

The block diagram of the MAIN Power Stamp digital control loop is illustrated in the figure:



The converter output voltage is differentially sensed by the +S and -S inputs of the remote buffer and compared with a digitally adjustable voltage reference Vref. The output of the remote buffer is summed to a temperature compensated (TMP) droop signal for load line generation and converted by the analog to digital converter (ADC) into digital. Digital PID compensation is then applied before the signal is transmitted to the digital constant on time (COT) control. Output currents of each individual phase are differentially sensed by the CSN and CSP inputs. A digital current sharing block drives the digital COT control. Input voltage feedforward is applied to the digital COT control via the VSRMON signal. Dynamic Phase Shedding (DPS) is computed as a function of the output current conditions and concurs to determine the switching frequency / duty cycle generated by the digital COT control. The digital PWM (DPWM) modulator demultiplexes the resulting switching frequency for automatic phase shedding and interleaving.

#### PRIMARY PARALLEL BUS

The primary parallel bus carries the PWM signals generated by the digital PWM modulator. Two out-of-phase signals, PWMX and PWMY, are transmitted to the primary side, either directly or through optional digital isolators, to drive the two sides of the full bridge power train.

#### SECONDARY PARALLEL BUS

The secondary parallel bus contains multiple input and output signals to/from the digital multi-cell controller. Each SATELLITE in a parallel array, including the on-board power train of the MAIN converter, provides output current information through the differential CSPx and CSNx signals.



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 49 8941




Figure 25.

An NTC sensor is installed in proximity of each output inductor for temperature compensated output current measurement and the corresponding signal is fed to the digital multi cell controller via the TMPx pins. The TMN pin provides pseudo-differential transmission of the TMPx signals. The DPWM modulator generates the STARTx signal to synchronize the operation of the output synchronous rectifier with the PWMX and PWMY signals driving the input full bridge.



## 24. PARALLELING - MAIN AND SATELLITE CONFIGURATION





Figure 26.

Paralleled MAIN and SATELLITE in a non-isolated configuration. The power train of both MAIN and SATELLITE Power Stamps is inherently isolated; the power path isolation can be shorted on the motherboard in non-isolated applications. Optional digital isolators can provide isolated feedback and isolated input telemetry.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941

## 25. PARALLELING - STPSA60 AND SATELLITE CONFIGURATION



Paralleled SATELLITEs using an external STPSA60 controller installed on the motherboard. Digital isolators provide isolated feedback on the primary parallel bus and isolated input telemetry via the primary microcontroller interface.

# **26. SAFETY CONSIDERATIONS**

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e. UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03; UL 62368-1; EN 62368-1; IEC 62368-1.

For the converter output to meet the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements as well. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The Power Stamp series was tested using an external fast-acting fuse rated at TBC A, 60 VDC in the ungrounded input.

The end user product shall be tested under fault conditions. Testing is performed with worst-case customer configuration, i.e. with shorted isolation in the case of OCP applications that may accept non-isolated configurations. Fault testing shall result in:

- No overheating
- No spread of fire
- No molten metal
- No smoke propagation
- No fault propagation



## 27. MECHANICAL DRAWINGS - MAIN




Figure 28.Mechanical drawings - MAIN



## 28. PCB PATTERN DESIGN - MAIN




Figure 29. PCB pattern design – MAIN



BOTTOM VIEW (typical)

PURPOSES ONLY OVERALL MODULE HEIGHT NOT TO EXCEED 18mm

SEE INDIVIDUAL MODULE DATA SHEET FOR DETAILED TOP AND SIDE

## 29. MECHANICAL DRAWINGS - SATELLITE







Figure 30. Mechanical drawings – SATELLITE



## 30. PCB PATTERN DESIGN - SATELLITE







BOTTOM VIEW (typical)

DIMENSION VARIATIONS					
REF. TOLERANCE OF FORM AND PI					
۵۵۵	0.15				
999	0.15				
fff	0.08				

## NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994 ALL DIMENSIONS ARE IN MILLIMETERS

- ALL UMERNOUNS ARE IN MILLIMETERS

  DATUM "C" IS THE SEATING PLANE
  DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST
  BE LOCATED WITHIN THE ZONE INDICATED, THE PIN
  IDENTIFIER MAY BE EITHER A LABEL, A MARKED FEATURE
  OR A CHAMFERED EDGE
- EXPOSED METALLIZED PADS ARE CU PADS WITH SURFACE

- EXPOSED FIGURALIZED FIRST AND GOTTON MEMORITHM FOR ILLUSTRATION PURPOSES ONLY
  OVERALL MODULE HEIGHT NOT TO EXCEED 18mm
  SEE INDIVIDUAL MODULE DATA SHEET FOR DETAILED TOP AND SIDE VIEW

Figure 31. PCB pattern design – SATELLITE





### 31. SURFACE MOUNT INFORMATION

#### **PICK AND PLACE**

The Power Stamp modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

#### NOZZLE RECOMMENDATIONS

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

#### **BOTTOM SIDE / FIRST SIDE ASSEMBLY**

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

#### **LEAD FREE SOLDERING**

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

#### **PB-FREE REFLOW PROFILE**

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in the Soldering Information section. Soldering outside of the recommended profile requires testing to verify results and performance.

#### **MSL RATING**

The Power Stamp modules have a MSL rating of TBC.

## PRE-BAKING


This component has been designed, handled, and packaged ready for Pb-free reflow soldering. If the assembly shop follows JSTD-033 Rev. A guideline, no pre-bake of this component is required before being reflowed to a PCB. However, if the J-STD-033 Rev A guidelines are not followed by the assembler, Bel recommends that the modules should be pre-baked @ 120~125°C for a minimum of 4 hours (preferably 24 hours) before reflow soldering.

### STORAGE AND HANDLING

The recommended procedures for moisture-sensitive surface mount packages are detailed in J-STD-033 Rev. A. Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of < 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.



### 32. SOLDERING INFORMATION



Reflow Time (Seconds)

Figure 32. Soldering information

### 33. THE POWER STAMP ALLIANCE



The Power Stamp Alliance defines a standard product footprint and functions that provide a multiple-sourced, standard board-mounted solution for power conversion for 48Vin to low voltage, high current applications.

These 48V direct conversion DC-DC modules - or 'power stamps' - primarily target devices being used in large data centers (e.g. CPU, DDR, FPGA, ASIC), many of which are following the principles of the Open Compute Project (OCP).

Some of the first processor architectures addressed by the Power Stamp Alliance are the Intel® VR13 Skylake CPUs, Intel® VR13-HC Ice Lake CPUs, DDR4 memories, IBM POWER9 (P9) architecture processors and devices using the Power Management Bus AVS protocol or SVID protocol.

48V single stage power conversion offers Open Compute Project and data center companies a range of business and technical benefits.

www.powerstamp.org

## 34. DISCLAIMERS

The Open Compute Project mark and logo, and the Marks and Logos referenced herein, are all marks of The Open Compute Project Foundation. All rights reserved.

Intel, the Intel logo, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

The code names presented in this document are only for use by Intel to identify products, technologies, or services in development that have not been made commercially available to the public, i.e., announced, launched, or shipped. They are not "commercial" names for products or services and are not intended to function as trademarks.

IBM, the IBM logo and POWER9 are trademarks of International Business Machines Corporation in the U.S. and/ or other countries.

The Power Management Bus and AVSBus name and logo are trademarks of SMIF, Inc.



## **35. REVISION HISTORY**

2018-02-23 1.0 First release GM Removed "Z" option 2018-10-08 1.1 Updated Safety Considerations section Updated PCB Pattern Design sections – Main and Satellite 2018-11-12 1.2 Updated Model Selection and Order Information sections GM 2018-11-13 1.3 Updated VDD and VCC specifications GM 2019-02-04 1.4 Updated Block Diagrams. Updated Eval. Bd. model selection GM 2019-03-04 1.5 Included Evaluation Boards ordering information. Minor edits GM 2019-04-29 1.6 Power Management Bus spelled out GM 2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing J.Yao 2020-04-07 1.8 Update trim voltage range to support 0.8V minimum J.Yao 2020-04-24 1.9 Update PIN DESCRIPTION- MAIN J.Yao	DATE	REVISION	NOTES	APPROVED
2018-10-08 1.1 Updated Safety Considerations section Updated PCB Pattern Design sections – Main and Satellite 2018-11-12 1.2 Updated Model Selection and Order Information sections GM 2018-11-13 1.3 Updated VDD and VCC specifications GM 2019-02-04 1.4 Updated Block Diagrams. Updated Eval. Bd. model selection GM 2019-03-04 1.5 Included Evaluation Boards ordering information. Minor edits GM 2019-04-29 1.6 Power Management Bus spelled out GM 2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing J.Yao 2020-04-07 1.8 Update trim voltage range to support 0.8V minimum J.Yao 2020-04-24 1.9 Update trim voltage range to support 0.5V minimum J.Yao 1.91 Update PIN DESCRIPTION- MAIN J.Yao	2018-02-23	1.0	First release	GM
2018-11-13 1.3 Updated VDD and VCC specifications  2019-02-04 1.4 Updated Block Diagrams. Updated Eval. Bd. model selection  GM  2019-03-04 1.5 Included Evaluation Boards ordering information. Minor edits  GM  2019-04-29 1.6 Power Management Bus spelled out  GM  2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing  J.Yao  2020-04-07 1.8 Update trim voltage range to support 0.8V minimum  J.Yao  2020-04-24 1.9 Update trim voltage range to support 0.5V minimum  J.Yao  2020-06-15 1.91 Update PIN DESCRIPTION- MAIN  J.Yao	2018-10-08	1.1	Updated Safety Considerations section	GM
2019-02-04 1.4 Updated Block Diagrams. Updated Eval. Bd. model selection  2019-03-04 1.5 Included Evaluation Boards ordering information. Minor edits  GM  2019-04-29 1.6 Power Management Bus spelled out  GM  2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing  2020-04-07 1.8 Update trim voltage range to support 0.8V minimum  J.Yao  2020-04-24 1.9 Update trim voltage range to support 0.5V minimum  J.Yao  2020-06-15 1.91 Update PIN DESCRIPTION- MAIN  J.Yao	2018-11-12	1.2	Updated Model Selection and Order Information sections	GM
2019-03-04 1.5 Included Evaluation Boards ordering information. Minor edits  2019-04-29 1.6 Power Management Bus spelled out  2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing  2020-04-07 1.8 Update trim voltage range to support 0.8V minimum  2020-04-24 1.9 Update trim voltage range to support 0.5V minimum  J.Yao  2020-06-15 1.91 Update PIN DESCRIPTION- MAIN  J.Yao	2018-11-13	1.3	Updated VDD and VCC specifications	GM
2019-04-29 1.6 Power Management Bus spelled out  2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing  2020-04-07 1.8 Update trim voltage range to support 0.8V minimum  J.Yao  2020-04-24 1.9 Update trim voltage range to support 0.5V minimum  J.Yao  2020-06-15 1.91 Update PIN DESCRIPTION- MAIN  J.Yao	2019-02-04	1.4	Updated Block Diagrams. Updated Eval. Bd. model selection	GM
2019-10-28 1.7 Update Efficiency Data and Mechanical outlie drawing J.Yao 2020-04-07 1.8 Update trim voltage range to support 0.8V minimum J.Yao 2020-04-24 1.9 Update trim voltage range to support 0.5V minimum J.Yao 2020-06-15 1.91 Update PIN DESCRIPTION- MAIN J.Yao	2019-03-04	1.5	Included Evaluation Boards ordering information. Minor edits	GM
2020-04-07 1.8 Update trim voltage range to support 0.8V minimum J.Yao 2020-04-24 1.9 Update trim voltage range to support 0.5V minimum J.Yao 2020-06-15 1.91 Update PIN DESCRIPTION- MAIN J.Yao	2019-04-29	1.6	Power Management Bus spelled out	GM
2020-04-24 1.9 Update trim voltage range to support 0.5V minimum J.Yao 2020-06-15 1.91 Update PIN DESCRIPTION- MAIN J.Yao	2019-10-28	1.7	Update Efficiency Data and Mechanical outlie drawing	J.Yao
2020-06-15 1.91 Update PIN DESCRIPTION- MAIN J.Yao	2020-04-07	1.8	Update trim voltage range to support 0.8V minimum	J.Yao
and the second s	2020-04-24	1.9	Update trim voltage range to support 0.5V minimum	J.Yao
	2020-06-15	1.91	Update PIN DESCRIPTION- MAIN	J.Yao
2020-10-09 1.92 Add thermal derating curves J.Yao	2020-10-09	1.92	Add thermal derating curves	J.Yao
2020-11-10 1.93 Add wind in absolute maximum ratings J.Yao	2020-11-10	1.93	Add wind in absolute maximum ratings	J.Yao
2021-08-26 AA Add object ID and module photos. Update mechanical drawings – satellite. J.Yao	2021-08-26	AA	Add object ID and module photos. Update mechanical drawings - satellite.	J.Yao

# For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 49 8941